<?xml version="1.0" encoding="UTF-8"?><?xml-stylesheet type="text/xsl" href="//www.dexterlab.io/main-sitemap.xsl"?>
<urlset xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xmlns:image="http://www.google.com/schemas/sitemap-image/1.1" xsi:schemaLocation="http://www.sitemaps.org/schemas/sitemap/0.9 http://www.sitemaps.org/schemas/sitemap/0.9/sitemap.xsd http://www.google.com/schemas/sitemap-image/1.1 http://www.google.com/schemas/sitemap-image/1.1/sitemap-image.xsd" xmlns="http://www.sitemaps.org/schemas/sitemap/0.9">
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/sliding-window-protocols-architecture-dynamics/</loc>
		<lastmod>2026-03-22T11:03:17+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/arq-automatic-repeat-request-architecture-protocol-behavior/</loc>
		<lastmod>2026-03-22T10:57:03+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/retransmission-strategies-architecture-tradeoffs/</loc>
		<lastmod>2026-03-22T10:54:34+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/packet-classifier-architecture-design-patterns/</loc>
		<lastmod>2026-03-22T10:51:44+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/packet-parser-architecture-implementation-notes/</loc>
		<lastmod>2026-03-22T10:49:48+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/mac-pcs-phy-roles-interactions/</loc>
		<lastmod>2026-03-22T10:34:01+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/packetization-architecture-data-flow/</loc>
		<lastmod>2026-03-22T10:24:24+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/scrambling-descrambling-architecture-use-cases/</loc>
		<lastmod>2026-03-22T10:22:34+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/ethernet-mac-pcs-pma-architecture/</loc>
		<lastmod>2026-03-22T10:20:30+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/usb-usb4-packet-architecture-flow-control/</loc>
		<lastmod>2026-03-22T10:17:49+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/protocol-layering-architecture-fundamentals/</loc>
		<lastmod>2026-03-22T10:12:33+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/jesd204-transport-layer-framing-lane-alignment/</loc>
		<lastmod>2026-03-22T10:10:10+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/line-coding-overview-families/framing-alignment-architecture-practical-considerations/</loc>
		<lastmod>2026-03-22T09:29:13+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/pcie-transaction-layer-data-flow/</loc>
		<lastmod>2026-03-22T08:20:19+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/</loc>
		<lastmod>2026-03-21T18:32:28+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/checksum-architecture-use-cases/</loc>
		<lastmod>2026-03-21T18:26:03+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/data-integrity-overview/</loc>
		<lastmod>2026-03-21T18:06:25+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/design-library/crc-rtl-architecture-implementation-notes/</loc>
		<lastmod>2026-03-21T18:02:18+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/line-coding-overview-families/crc-mathematical-background/</loc>
		<lastmod>2026-03-21T17:58:33+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/github-access-point/</loc>
		<lastmod>2026-03-21T09:46:26+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/safety-overview/atpg-and-dft-architecture-and-principles/scan-chains-concepts-and-safety-implications/</loc>
		<lastmod>2026-03-19T17:11:08+00:00</lastmod>
		<image:image>
			<image:loc>https://www.dexterlab.io/wp-content/uploads/2026/03/Scan_Flip_Flop-2.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://www.dexterlab.io/wp-content/uploads/2026/03/Shift_Capture_Timing_Diagram-1.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://www.dexterlab.io/wp-content/uploads/2026/03/Chain_Stitching_Example.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://www.dexterlab.io/wp-content/uploads/2026/03/Compression_Decompression_Architecture.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/safety-overview/atpg-and-dft-architecture-and-principles/lbist-architecture/</loc>
		<lastmod>2026-03-19T17:10:10+00:00</lastmod>
		<image:image>
			<image:loc>https://www.dexterlab.io/wp-content/uploads/2026/03/LBIST_High_Level_Architecture-1.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://www.dexterlab.io/wp-content/uploads/2026/03/LBIST_Shift_Capture_Timing.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://www.dexterlab.io/wp-content/uploads/2026/03/STUMPS_Architecture_Example-2.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/safety-overview/atpg-and-dft-architecture-and-principles/mbist-architecture/</loc>
		<lastmod>2026-03-19T17:09:15+00:00</lastmod>
		<image:image>
			<image:loc>https://www.dexterlab.io/wp-content/uploads/2026/03/MBIST_High_Level_Architecture.png</image:loc>
		</image:image>
		<image:image>
			<image:loc>https://www.dexterlab.io/wp-content/uploads/2026/03/March_Test_Example.png</image:loc>
		</image:image>
	</url>
	<url>
		<loc>https://www.dexterlab.io/lab-overview/</loc>
		<lastmod>2026-03-16T10:46:17+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/site-map/</loc>
		<lastmod>2026-03-16T10:39:23+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/rf-systems-overview/</loc>
		<lastmod>2026-03-13T15:28:51+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/design-library/rtl-block-template/</loc>
		<lastmod>2026-03-13T15:08:02+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/clocking-synchronization-overview/jitter-phase-noise-fundamentals/</loc>
		<lastmod>2026-03-13T14:10:46+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/design-library/axi4-stream-fifo-source-simulation/</loc>
		<lastmod>2026-03-12T18:14:26+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/design-library/axi4-stream-fifo/</loc>
		<lastmod>2026-03-12T18:13:57+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/peripheral-interfaces-overview/</loc>
		<lastmod>2026-03-12T15:16:34+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/digital-audio-interfaces-overview/</loc>
		<lastmod>2026-03-12T15:16:21+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/mipi-csi-dsi-lane-management-framing-packetization/</loc>
		<lastmod>2026-03-12T11:07:45+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/building-blocks/protocol-layers-packet-processing-overview-families/sata-sas-framing-link-layer-flow-control/</loc>
		<lastmod>2026-03-12T10:51:44+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/rf-systems-overview/radar-front-end-architecture/</loc>
		<lastmod>2026-03-07T15:32:19+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/search/</loc>
		<lastmod>2026-03-06T12:19:44+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/physical-layer-overview/physical-layer-interfaces-overview/pmd-10base-t1s-3-pin-interface/</loc>
		<lastmod>2026-03-05T17:11:37+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/physical-layer-overview/physical-layer-interfaces-overview/sgmii-serial-gigabit-media-independent/</loc>
		<lastmod>2026-03-05T16:33:21+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/physical-layer-overview/physical-layer-interfaces-overview/gmii-gigabit-media-independent-interface/</loc>
		<lastmod>2026-03-05T14:24:15+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/physical-layer-overview/physical-layer-interfaces-overview/rmii-reduced-media-independent-interface/</loc>
		<lastmod>2026-03-05T14:21:14+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/theory/physical-layer-overview/physical-layer-interfaces-overview/mii-media-independent-interface/</loc>
		<lastmod>2026-03-05T12:41:31+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/dexterlab-library/</loc>
		<lastmod>2026-03-04T11:43:26+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/dexterlab-governance/dexterlab-content-rules/</loc>
		<lastmod>2026-03-01T09:34:31+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/contacts/inside-dexterlab/</loc>
		<lastmod>2026-03-01T09:16:02+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/paths/design-notes-template/</loc>
		<lastmod>2026-02-19T10:43:51+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/paths/</loc>
		<lastmod>2026-02-19T10:40:06+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/system-architecture-mindset/</loc>
		<lastmod>2026-02-19T10:27:42+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/docs/glossary/</loc>
		<lastmod>2026-02-18T08:38:31+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/engineering-workflows/</loc>
		<lastmod>2026-02-16T16:22:16+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/engineering-workflows/documentation-workflow-from-notes-to-published-page/</loc>
		<lastmod>2026-02-16T16:20:03+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/playground/</loc>
		<lastmod>2026-02-16T15:16:40+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/field-reports/</loc>
		<lastmod>2026-02-16T15:11:19+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/dexters-notes/</loc>
		<lastmod>2026-02-16T15:06:12+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/lab-protocols/</loc>
		<lastmod>2026-02-16T14:56:03+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/about-the-lab/</loc>
		<lastmod>2026-02-16T14:49:23+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/paths/automotive-radar/</loc>
		<lastmod>2026-02-11T16:14:22+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/paths/fpga-prototyping/</loc>
		<lastmod>2026-02-11T16:13:53+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/paths/foundations/</loc>
		<lastmod>2026-02-11T16:12:37+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/docs/tutorials/</loc>
		<lastmod>2026-02-11T16:10:45+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/docs/templates-snippets/</loc>
		<lastmod>2026-02-11T16:09:46+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/docs/technical-notes/</loc>
		<lastmod>2026-02-11T16:03:57+00:00</lastmod>
	</url>
	<url>
		<loc>https://www.dexterlab.io/docs/</loc>
		<lastmod>2026-02-11T16:03:18+00:00</lastmod>
	</url>
</urlset>
<!-- XML Sitemap generated by Rank Math SEO Plugin (c) Rank Math - rankmath.com -->